Features & Benefits

- 48V\textsubscript{DC} to 48V\textsubscript{DC} 6.3A current multiplier
  - Operating from standard 48V or 24V PRM\textsuperscript{TM} Regulators
- High efficiency (>96%) reduces system power consumption
- High density (21.8A/in\textsuperscript{3})
- “Full Chip” VI Chip\textsuperscript{®} package enables surface mount, low impedance interconnect to system board
- Contains built-in protection features against:
  - Overvoltage Lockout
  - Overcurrent
  - Short Circuit
  - Overtemperature
- Provides enable / disable control, internal temperature monitoring
- ZVS / ZCS resonant Sine Amplitude Converter topology
- Less than 50°C temperature rise at full load in typical applications

Typical Applications

- High-End Computing Systems
- Automated Test Equipment
- High-Density Power Supplies
- Communications Systems

Product Ratings

<table>
<thead>
<tr>
<th>Product</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IN} = 26 – 55V )</td>
<td>( I_{OUT} = 6.3A ) (Nominal)</td>
</tr>
<tr>
<td>( V_{OUT} = 26 – 55V ) (No Load)</td>
<td>( K = 1 )</td>
</tr>
</tbody>
</table>

Product Description

The VI Chip\textsuperscript{®} current multiplier is a high efficiency (>96\%) Sine Amplitude Converter\textsuperscript{TM} (SAC) operating from a 26 to 55V\textsubscript{DC} primary bus to deliver an isolated output. The Sine Amplitude Converter offers a low AC impedance beyond the bandwidth of most downstream regulators; therefore capacitance normally at the load can be located at the input to the Sine Amplitude Converter. Since the K factor of the VTM48EF480T006A00 is 1, the capacitance value can be reduced by a factor of 1, resulting in savings of board area, materials and total system cost.

The VTM48EF480T006A00 is provided in a VI Chip package compatible with standard pick-and-place and surface mount assembly processes. The co-molded VI Chip package provides enhanced thermal management due to a large thermal interface area and superior thermal conductivity. The high conversion efficiency of the VTM48EF480T006A00 increases overall system efficiency and lowers operating costs compared to conventional approaches.

The VTM48EF480T006A00 enables the utilization of Factorized Power Architecture\textsuperscript{TM} which provides efficiency and size benefits by lowering conversion and distribution losses and promoting high density point-of-load conversion.

Part Numbering

<table>
<thead>
<tr>
<th>Product Number</th>
<th>Package Style (x)</th>
<th>Product Grade (y)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VTM48Ex480y006A00</td>
<td>F = J-Lead</td>
<td>T = –40 to 125°C</td>
</tr>
<tr>
<td></td>
<td>T = Through hole</td>
<td>M = –55 to 125°C</td>
</tr>
</tbody>
</table>

For Storage and Operating Temperatures see General Characteristics Section

(See Application Note AN:024)
Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Comments</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>+IN to –IN</td>
<td>–1.0</td>
<td>60</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td>PC to –IN</td>
<td>–0.3</td>
<td>20</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td>TM to –IN</td>
<td>–0.3</td>
<td>7</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td>VC to –IN</td>
<td>–0.3</td>
<td>20</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td>+IN / –IN to +OUT / –OUT (hipot)</td>
<td>2250</td>
<td></td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td>+OUT to –OUT</td>
<td>–0.5</td>
<td>60</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
</tbody>
</table>

Electrical Specifications

Specifications apply over all line and load conditions unless otherwise noted; boldface specifications apply over the temperature range of –40°C < T<sub>J</sub> < 125°C (T-Grade). All other specifications are at T<sub>J</sub> = 25°C unless otherwise noted.

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Powertrain</td>
<td></td>
<td>No external VC applied</td>
<td>26</td>
<td>55</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC applied</td>
<td>0</td>
<td>55</td>
<td>V&lt;sub&gt;DC&lt;/sub&gt;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>dV&lt;sub&gt;IN&lt;/sub&gt;/dt</td>
<td>Module latched shutdown, No external VC applied, I&lt;sub&gt;OUT&lt;/sub&gt; = 6.3A</td>
<td>24</td>
<td>26</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V&lt;sub&gt;IN&lt;/sub&gt; = 48V</td>
<td>2.3</td>
<td>10.0</td>
<td>W</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V&lt;sub&gt;IN&lt;/sub&gt; = 26 – 55V</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V&lt;sub&gt;IN&lt;/sub&gt; = 48V, T&lt;sub&gt;C&lt;/sub&gt; = 25°C</td>
<td>3.4</td>
<td>4.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V&lt;sub&gt;IN&lt;/sub&gt; = 26 – 55V, T&lt;sub&gt;C&lt;/sub&gt; = 25°C</td>
<td>7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC enable, V&lt;sub&gt;IN&lt;/sub&gt; = 48V, C&lt;sub&gt;OUT&lt;/sub&gt; = 100μF, R&lt;sub&gt;LOAD&lt;/sub&gt; = 7443mΩ</td>
<td>16.5</td>
<td>24</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6.4</td>
<td>A</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>K = V&lt;sub&gt;OUT&lt;/sub&gt; / V&lt;sub&gt;IN&lt;/sub&gt;, I&lt;sub&gt;OUT&lt;/sub&gt; = 0A</td>
<td>1</td>
<td>V / V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>V&lt;sub&gt;OUT&lt;/sub&gt; = V&lt;sub&gt;IN&lt;/sub&gt; • K – I&lt;sub&gt;OUT&lt;/sub&gt; • R&lt;sub&gt;OUT&lt;/sub&gt;</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I&lt;sub&gt;OUT_AVG&lt;/sub&gt;</td>
<td>6.3</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>I&lt;sub&gt;PEAK&lt;/sub&gt; &lt; 10ms, I&lt;sub&gt;OUT_AVG&lt;/sub&gt; ≤ 6.3A</td>
<td>7.9</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Electrical Specifications (Cont.)

Specifications apply over all line and load conditions unless otherwise noted; boldface specifications apply over the temperature range of \(-40°C < T_J < 125°C\) (T-Grade). All other specifications are at \(T_J = 25°C\) unless otherwise noted.

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Powertrain (Cont.)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output Resistance (Cold)</td>
<td>(R_{\text{OUT, COLD}})</td>
<td>(T_C = -40°C, I_{\text{OUT}} = 6.3A)</td>
<td>98.0</td>
<td>133.0</td>
<td>170.0</td>
<td>mΩ</td>
</tr>
<tr>
<td>Output Resistance (Ambient)</td>
<td>(R_{\text{OUT, AMB}})</td>
<td>(T_C = 25°C, I_{\text{OUT}} = 6.3A)</td>
<td>120</td>
<td>176.0</td>
<td>250.0</td>
<td>mΩ</td>
</tr>
<tr>
<td>Output Resistance (Hot)</td>
<td>(R_{\text{OUT, HOT}})</td>
<td>(T_C = 100°C, I_{\text{OUT}} = 6.3A)</td>
<td>180.0</td>
<td>230.0</td>
<td>280.0</td>
<td>mΩ</td>
</tr>
<tr>
<td>Switching Frequency</td>
<td>(F_{\text{SW}})</td>
<td></td>
<td>1.64</td>
<td>1.67</td>
<td>1.70</td>
<td>MHz</td>
</tr>
<tr>
<td>Output Ripple Frequency</td>
<td>(F_{\text{SW, RP}})</td>
<td></td>
<td>3.28</td>
<td>3.34</td>
<td>3.40</td>
<td>MHz</td>
</tr>
<tr>
<td>Output Voltage Ripple</td>
<td>(V_{\text{OUT, PP}})</td>
<td>(C_{\text{OUT}} = 0), (I_{\text{OUT}} = 6.3A), (V_{\text{IN}} = 48V), 20MHz 8W,</td>
<td>360</td>
<td>500</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>Output Inductance (Parasitic)</td>
<td>(L_{\text{OUT, PAR}})</td>
<td>Frequency up to 30MHz, Simulated J-lead model</td>
<td>600</td>
<td></td>
<td></td>
<td>pH</td>
</tr>
<tr>
<td>Output Capacitance (Internal)</td>
<td>(C_{\text{OUT, INT}})</td>
<td>Effective Value at 48V_{\text{OUT}}</td>
<td>3.5</td>
<td></td>
<td></td>
<td>µF</td>
</tr>
</tbody>
</table>

Protection

| Overvoltage Lockout | \(V_{\text{IN, OVLO+}}\) | Module latched shutdown | 55.1 | 58.5 | 60.0 | V |
| Overvoltage Lockout Response Time Constant | \(t_{\text{OVLO}}\) | Effective internal RC filter | 8 | | | µs |
| Output Overcurrent Trip | \(I_{\text{OCP}}\) | | 6.4 | 10 | 15 | A |
| Short Circuit Protection Trip Current | \(I_{\text{SCP}}\) | | 16 | | | A |
| Output Overcurrent Response Time Constant | \(t_{\text{OCP}}\) | Effective internal RC filter (Integrative) | 3.8 | | | ms |
| Short Circuit Protection Response Time | \(t_{\text{SCP}}\) | From detection to cessation of switching (Instantaneous) | 1 | | | µs |
| Thermal Shutdown Set Point | \(T_{\text{L, OTP}}\) | | 125 | 130 | 135 | °C |
| Reverse Inrush Current Protection | | Reverse Inrush protection is enabled for this product | | | | |
Signal Characteristics

Specifications apply over all line and load conditions unless otherwise noted; **boldface** specifications apply over the temperature range of \(-40°C \leq T_J \leq 125°C\) (T-Grade). All other specifications are at \(T_J = 25°C\) unless otherwise noted.

### VTM Control: VC

- Used to wake up powertrain circuit.
- A minimum of 11.5V must be applied indefinitely for \(V_{IN} < 26V\) to ensure normal operation.
- VC slew rate must be within range for a successful start.
- PRM™ VC must be used as valid wake-up signal source.
- Internal Resistance used in “Adaptive Loop” compensation.

#### Signal Type

<table>
<thead>
<tr>
<th>Signal Type</th>
<th>State</th>
<th>Attribute</th>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog Input</td>
<td>Steady</td>
<td>External VC Voltage</td>
<td>VC EXT</td>
<td>(V_{VC,EXT})</td>
<td>Required for start up and operation below 26V.</td>
<td>11.5</td>
<td>16.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Current Draw</td>
<td>VC</td>
<td>(I_{VC})</td>
<td>VC = 11.5V, (V_{IN} = 0V)</td>
<td>150</td>
<td>200</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Current Draw</td>
<td>VC</td>
<td>(I_{VC})</td>
<td>VC = 11.5V, (V_{IN} &gt; 26V)</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Current Draw</td>
<td>VC</td>
<td>(I_{VC})</td>
<td>VC = 16.5V, (V_{IN} &gt; 26V)</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Current Draw</td>
<td>VC</td>
<td>(I_{VC})</td>
<td>Fault mode. VC &gt; 11.5V</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Internal Diode Rating</td>
<td>VC INT</td>
<td>(D_{VC,INT})</td>
<td></td>
<td>100</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Internal Resistor</td>
<td>VC INT</td>
<td>(R_{VC,INT})</td>
<td></td>
<td>0.51</td>
<td></td>
<td>kΩ</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VC Internal Resistor Temperature Coefficient</td>
<td>VC INT</td>
<td>(T_{VC,COEFF})</td>
<td></td>
<td>3900</td>
<td></td>
<td>ppm/°C</td>
<td></td>
</tr>
<tr>
<td>Start Up</td>
<td>VC Start-Up Pulse</td>
<td>VC SP</td>
<td>(V_{VC,SP})</td>
<td>(t_{PEAK} &lt; 18ms)</td>
<td>20</td>
<td></td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VC Slew Rate</td>
<td>dVC/dt</td>
<td></td>
<td></td>
<td>0.05</td>
<td>0.25</td>
<td>V / µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VC Inrush Current</td>
<td>(I_{INR,VC})</td>
<td>(VC = 16.5V, dVC/dt = 0.25V/µs)</td>
<td>2</td>
<td></td>
<td>A</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transitional</td>
<td>VC to V OUT Turn-On Delay</td>
<td>(t_{ON})</td>
<td>(V_{IN}) pre-applied, PC floating, VC enable, (C_{PC} = 0µF)</td>
<td>500</td>
<td></td>
<td>µs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VC to PC Delay</td>
<td>(t_{VC,PC})</td>
<td>(VC = 11.5V) to PC high, (V_{IN} = 0V, dVC/dt = 0.25V/µs)</td>
<td>75</td>
<td>125</td>
<td>µs</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Internal VC Capacitance</td>
<td>(C_{VC,INT})</td>
<td>VC = 0V</td>
<td>6.9</td>
<td></td>
<td>µF</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Primary Control: PC

- The PC pin enables and disables the VTM module. When held below 2V, the VTM module will be disabled.
- PC pin outputs 5V during normal operation. PC pin is equal to 2.5V during fault mode given \(V_{IN} > 26V\) or VC > 11.5V.
- After successful start up and under no fault condition, PC can be used as a 5V regulated voltage source with a 2mA maximum current.
- Module will shutdown when pulled low with an impedance less than 400Ω.
- In an array of VTM modules, connect PC pin to synchronize start up.
- PC pin cannot sink current and will not disable other modules during fault mode.

#### Signal Type

<table>
<thead>
<tr>
<th>Signal Type</th>
<th>State</th>
<th>Attribute</th>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog Output</td>
<td>Steady</td>
<td>PC Voltage</td>
<td>PC</td>
<td>(V_{PC})</td>
<td></td>
<td>4.7</td>
<td>5.0</td>
<td>5.3</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>PC Source Current</td>
<td>(I_{PC,OP})</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PC Resistance (Internal)</td>
<td>(R_{PC,INT})</td>
<td>Internal pull-down resistor</td>
<td></td>
<td>50</td>
<td>150</td>
<td>400</td>
<td>kΩ</td>
<td></td>
</tr>
<tr>
<td>Start Up</td>
<td>PC Source Current</td>
<td>(I_{PC,EN})</td>
<td></td>
<td></td>
<td>50</td>
<td>100</td>
<td>300</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PC Capacitance (Internal)</td>
<td>(C_{PC,INT})</td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PC Resistance (External)</td>
<td>(R_{PC,S})</td>
<td></td>
<td></td>
<td>60</td>
<td></td>
<td>kΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Digital Input / Output</td>
<td>Enable</td>
<td>PC Voltage</td>
<td>(V_{PC,EN})</td>
<td></td>
<td>2</td>
<td>2.5</td>
<td>3</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Disable</td>
<td>PC Voltage (Disable)</td>
<td>(V_{PC,DIS})</td>
<td></td>
<td>2</td>
<td></td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PC Pull-Down Current</td>
<td>(I_{PC,PD})</td>
<td></td>
<td></td>
<td>5.1</td>
<td></td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transitional</td>
<td>PC Disable Time</td>
<td>(t_{PC,DIS_t})</td>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td>µs</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>PC Fault Response Time</td>
<td>(t_{FR,PC})</td>
<td>From fault to PC = 2V</td>
<td></td>
<td>100</td>
<td></td>
<td>µs</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Signal Characteristics (Cont.)

Specifications apply over all line and load conditions unless otherwise noted; **boldface** specifications apply over the temperature range of –40°C ≤ T_J < 125°C (T-Grade). All other specifications are at T_J = 25°C unless otherwise noted.

<table>
<thead>
<tr>
<th>Signal Type</th>
<th>State</th>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Analog Output</strong></td>
<td>Steady</td>
<td>TM Voltage</td>
<td>V_TM_AMB</td>
<td>T_J controller = 27°C</td>
<td>2.95</td>
<td>3.00</td>
<td>3.05</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TM Source Current</td>
<td>I_TM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TM Gain</td>
<td>A_TM</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>mV/°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TM Voltage Ripple</td>
<td>V_TM_PP</td>
<td>C_TM = 0, V_IN = 48V, I_OUT = 6.3A</td>
<td>120</td>
<td>200</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td><strong>Digital Output</strong></td>
<td>Disable</td>
<td>TM Voltage</td>
<td>V_TM_DIS</td>
<td></td>
<td>0</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(Fault Flag)</td>
<td>Transitional</td>
<td>TM Resistance (Internal)</td>
<td>R_TM_INT</td>
<td>Internal pull-down resistor</td>
<td>25</td>
<td>40</td>
<td>50</td>
<td>kΩ</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TM Capacitance (External)</td>
<td>C_TM_EXT</td>
<td></td>
<td>50</td>
<td></td>
<td></td>
<td>pF</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TM Fault Response Time</td>
<td>t_FR_TM</td>
<td>From fault to TM = 1.5V</td>
<td>10</td>
<td></td>
<td></td>
<td>µs</td>
</tr>
</tbody>
</table>

The TM pin monitors the internal temperature of the VTM controller IC within an accuracy of ±5°C. Can be used as a “Power Good” flag to verify that the VTM module is operating. The TM pin has a room-temperature set point of 3V and approximate gain of 10mV/°C. Output drives Temperature Shutdown comparator.
Timing Diagram

1. Initiated VC pulse
2. Controller start
3. VPRI ramp up
4. VPRI = VOVLO
5. VPRI ramp down no VC pulse
6. Overcurrent, Secondary
7. Start up on short circuit

Notes:
- Timing and voltage is not to scale
- Error pulse width is load dependent

a: VC slew rate (dVC/dt)
b: Minimum VC pulse rate
c: tOVLO_PIN
d: tOCP_SEC

≥ 26V
## Application Characteristics

The following values, typical of an application environment, are collected at \( T_C = 25^\circ C \) unless otherwise noted. See associated figures for general trend data.

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Typ</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>No Load Power Dissipation</td>
<td>( P_{NL} )</td>
<td>( V_{IN} = 48V, \text{ PC enabled} )</td>
<td>3.2</td>
<td>W</td>
</tr>
<tr>
<td>Efficiency (Ambient)</td>
<td>( \eta_{AMB} )</td>
<td>( V_{IN} = 48V, I_{OUT} = 6.3A )</td>
<td>96.0</td>
<td>%</td>
</tr>
<tr>
<td>Efficiency (Hot)</td>
<td>( \eta_{HOT} )</td>
<td>( V_{IN} = 48V, I_{OUT} = 6.3A, T_{C} = 100^\circ C )</td>
<td>95.6</td>
<td>%</td>
</tr>
<tr>
<td>Output Resistance (Cold)</td>
<td>( R_{OUT,COLD} )</td>
<td>( V_{IN} = 48V, I_{OUT} = 6.3A, T_{C} = -40^\circ C )</td>
<td>172.6</td>
<td>mΩ</td>
</tr>
<tr>
<td>Output Resistance (Ambient)</td>
<td>( R_{OUT,AMB} )</td>
<td>( V_{IN} = 48V, I_{OUT} = 6.3A )</td>
<td>241.1</td>
<td>mΩ</td>
</tr>
<tr>
<td>Output Resistance (Hot)</td>
<td>( R_{OUT,HOT} )</td>
<td>( V_{IN} = 48V, I_{OUT} = 6.3A, T_{C} = 100^\circ C )</td>
<td>282.0</td>
<td>mΩ</td>
</tr>
<tr>
<td>Output Voltage Ripple</td>
<td>( V_{OUT,PP} )</td>
<td>( C_{OUT} = 0F, I_{OUT} = 6.3A, V_{IN} = 48V, 20MHz 8W )</td>
<td>257</td>
<td>mV</td>
</tr>
<tr>
<td>( V_{OUT} ) Transient (Positive)</td>
<td>( V_{OUT,TRAN^+} )</td>
<td>( I_{OUT,STEP} = 0 \rightarrow 6.3A, V_{IN} = 48V, t_{SLEW} = 19A/\mu s )</td>
<td>2300</td>
<td>mV</td>
</tr>
<tr>
<td>( V_{OUT} ) Transient (Negative)</td>
<td>( V_{OUT,TRAN^-} )</td>
<td>( I_{OUT,STEP} = 6.3 \rightarrow 0A, V_{IN} = 48V, t_{SLEW} = 85A/\mu s )</td>
<td>2300</td>
<td>mV</td>
</tr>
</tbody>
</table>

### Figure 1 — No load power dissipation vs. \( V_{IN} \)

### Figure 2 — Full load efficiency vs. temperature

### Figure 3 — Efficiency at \(-40^\circ C\)

### Figure 4 — Power dissipation at \(-40^\circ C\)
Application Characteristics

The following values, typical of an application environment, are collected at $T_C = 25^\circ C$ unless otherwise noted. See associated figures for general trend data.

**Figure 5** — Efficiency at $25^\circ C$

**Figure 6** — Power dissipation at $25^\circ C$

**Figure 7** — Efficiency at $100^\circ C$

**Figure 8** — Power dissipation at $100^\circ C$

**Figure 9** — $R_{OUT}$ vs. temperature

**Figure 10** — $V_{RIPPLE}$ vs. $I_{OUT}$; No external $C_{OUT}$. Board mounted module, scope setting: 20MHz analog BW
Application Characteristics

The following values, typical of an application environment, are collected at $T_C = 25^\circ C$ unless otherwise noted. See associated figures for general trend data.

![Figure 11 — Safe operating area](image1)

![Figure 12 — Full load ripple, 100µF $C_{\text{IN}}$, no external $C_{\text{OUT}}$. Board mounted module, scope setting: 20MHz analog BW](image2)

![Figure 13 — Start up from application of $V_{\text{IN}}$. VC pre-applied $C_{\text{OUT}} = 100\mu\text{F}$](image3)

![Figure 14 — 0A – Full load transient response: $C_{\text{IN}} = 100\mu\text{F}$, no external $C_{\text{OUT}}$](image4)

![Figure 15 — Full load – 0A transient response: $C_{\text{IN}} = 100\mu\text{F}$, no external $C_{\text{OUT}}$](image5)
General Characteristics

Specifications apply over all line and load conditions unless otherwise noted; boldface specifications apply over the temperature range of –40°C < T_J < 125 °C (T-Grade). All Other specifications are at T_J = 25°C unless otherwise noted.

<table>
<thead>
<tr>
<th>Attribute</th>
<th>Symbol</th>
<th>Conditions / Notes</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Mechanical</strong></td>
<td>L</td>
<td></td>
<td>32.25 [1.270]</td>
<td>32.5 [1.280]</td>
<td>32.75 [1.289]</td>
<td>mm [in]</td>
</tr>
<tr>
<td></td>
<td>W</td>
<td></td>
<td>21.75 [0.856]</td>
<td>22.0 [0.866]</td>
<td>22.25 [0.876]</td>
<td>mm [in]</td>
</tr>
<tr>
<td></td>
<td>H</td>
<td></td>
<td>6.48 [0.255]</td>
<td>6.73 [0.265]</td>
<td>6.98 [0.275]</td>
<td>mm [in]</td>
</tr>
<tr>
<td>Length</td>
<td>Vol</td>
<td>No heat sink</td>
<td>4.81 [0.294]</td>
<td></td>
<td></td>
<td>cm³ [in³]</td>
</tr>
<tr>
<td>Width</td>
<td>W</td>
<td></td>
<td>15.0 [0.53]</td>
<td></td>
<td></td>
<td>g [oz]</td>
</tr>
<tr>
<td>Height</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Volume</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Weight</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lead Finish</td>
<td>Nickel</td>
<td></td>
<td>0.51</td>
<td></td>
<td>2.03</td>
<td>µm</td>
</tr>
<tr>
<td></td>
<td>Palladium</td>
<td></td>
<td>0.02</td>
<td></td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Gold</td>
<td></td>
<td>0.003</td>
<td></td>
<td>0.051</td>
<td></td>
</tr>
<tr>
<td><strong>Thermal</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>T_J</td>
<td>VTM48EF480T006A00 (T-Grade)</td>
<td>–40</td>
<td>125</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTM48EF480M006A00 (M-Grade)</td>
<td>–55</td>
<td>125</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTM48ET480T006A00 (T-Grade)</td>
<td>–40</td>
<td>125</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTM48ET480M006A00 (M-Grade)</td>
<td>–55</td>
<td>125</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance</td>
<td>θ_JC</td>
<td>Isothermal heat sink and isothermal internal PCB</td>
<td>1</td>
<td></td>
<td></td>
<td>°C / W</td>
</tr>
<tr>
<td>Thermal Capacity</td>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>Ws / °C</td>
</tr>
<tr>
<td><strong>Assembly</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Compressive Force Applied to Case (Z-Axis)</td>
<td>Supported by J-Lead only</td>
<td>6</td>
<td></td>
<td>5.41</td>
<td>lbs</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>T_ST</td>
<td>VTM48EF480T006A00 (T-Grade)</td>
<td>–40</td>
<td>125</td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTM48EF480M006A00 (M-Grade)</td>
<td>–65</td>
<td>125</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTM48ET480T006A00 (T-Grade)</td>
<td>–40</td>
<td>125</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>VTM48ET480M006A00 (M-Grade)</td>
<td>–65</td>
<td>125</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ESD Withstand</td>
<td>ESD_{HBM}</td>
<td>Human Body Model, JEDEC JESD 22-A114-F</td>
<td>1000</td>
<td></td>
<td>V_{DC}</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ESD_{CDM}</td>
<td>Charge Device Model, JEDEC JESD 22-C101-D</td>
<td>400</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Soldering</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak Temperature During Reflow</td>
<td>Non-RoHs</td>
<td>245</td>
<td></td>
<td></td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Requires AN:009 compliance</td>
<td>60</td>
<td>90</td>
<td></td>
<td>s</td>
</tr>
<tr>
<td>Peak Heating Rate During Reflow</td>
<td>Requires AN:009 compliance</td>
<td>1</td>
<td>1.5</td>
<td>3</td>
<td>°C / s</td>
<td></td>
</tr>
<tr>
<td>Peak Cooling Rate Post Reflow</td>
<td>Requires AN:009 compliance</td>
<td>1</td>
<td>1.5</td>
<td>6</td>
<td>°C / s</td>
<td></td>
</tr>
<tr>
<td><strong>Safety</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Isolation Voltage (Hipot)</td>
<td>V_{HIPOT}</td>
<td>2250</td>
<td></td>
<td>V_{DC}</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Isolation Capacitance</td>
<td>C_{IN-OUT}</td>
<td>Unpowered unit</td>
<td>2500</td>
<td>3200</td>
<td>3800</td>
<td>pF</td>
</tr>
<tr>
<td>Isolation Resistance</td>
<td>R_{IN-OUT}</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>MΩ</td>
</tr>
<tr>
<td>MTBF</td>
<td></td>
<td>MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile</td>
<td>3.8</td>
<td></td>
<td></td>
<td>MHrs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled</td>
<td>5.6</td>
<td></td>
<td></td>
<td>MHrs</td>
</tr>
<tr>
<td>Agency Approvals / Standards</td>
<td>cTÜVus</td>
<td>CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Using the Control Signals VC, PC, TM

The VTM Control (VC) pin is an input pin which powers the internal VCC circuitry when within the specified voltage range of 11.5 – 16.5V. This voltage is required for VTM current multiplier start up and must be applied as long as the input is below 26V. In order to ensure a proper start, the slew rate of the applied voltage must be within the specified range.

Some additional notes on using the VC pin:

- The VTM module will be powered by an upstream PRM™ regulator which provides a 10ms VC pulse during start up. The VC pins of the PRM regulator and VTM current multiplier should be tied together.

- The fault response of the VTM module is latching. A positive edge on VC is required in order to restart the unit.

Primary Control (PC) pin can be used to accomplish the following functions:

- Delayed start: Upon the application of VC, the PC pin will source a constant 100µA current to the internal RC network. Adding an external capacitor will allow further delay in reaching the 2.5V threshold for module start.

- Auxiliary voltage source: Once enabled in regular operational conditions (no fault), each VTM PC provides a regulated 5V, 2mA voltage source.

- Output disable: PC pin can be actively pulled down in order to disable the module. Pull-down impedance shall be lower than 400Ω.

- Fault detection flag: The PC 5V voltage source is internally turned off as soon as a fault is detected. It is important to notice that PC doesn’t have current sink capability. Therefore, in an array, PC line will not be capable of disabling neighboring modules if a fault is detected.

Temperature Monitor (TM) pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- Monitor the control IC temperature: The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e., 3.0V = 300K = 27°C). If a heat sink is applied, TM can be used to thermally protect the system.

- Fault detection flag: The TM voltage source is internally turned off as soon as a fault is detected. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of TM signal.

Start-Up Behavior

Depending on the sequencing of the VC with respect to the input voltage, the behavior during start up will vary as follows:

- Normal operation (VC applied prior to V_in): In this case the controller is active prior to ramping the input. When the input voltage is applied, the VTM module output voltage will track the input (See Figure 13). The inrush current is determined by the input voltage rate of rise and output capacitance. If the VC voltage is removed prior to the input reaching 26V, the VTM may shut down.

Thermal Considerations

VI Chip® products are multi-chip modules whose temperature distribution varies greatly for each part number as well as with the input / output conditions, thermal management and environmental conditions. Maintaining the top of the VTM48EF480T006A00 case to less than 100°C will keep all junctions within the VI Chip module below 125°C for most applications.

The percent of total heat dissipated through the top surface versus through the J-lead is entirely dependent on the particular mechanical and thermal environment. The heat dissipated through the top surface is typically 60%. The heat dissipated through the J-lead onto the PCB board surface is typically 40%. Use 100% top surface dissipation when designing for a conservative cooling solution.

It is not recommended to use a VI Chip module for an extended period of time at full load without proper heat sinking.
Sine Amplitude Converter™ Point-of-Load Conversion

The Sine Amplitude Converter (SAC) uses a high-frequency resonant tank to move energy from input to output. (The resonant tank is formed by Cr and leakage inductance Lr in the power transformer windings.) The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The VTM48EF480T006A00 SAC can be simplified into the following model:

\[
\text{Figure 16 — VI Chip® module AC model}
\]

At no load:

\[
V_{\text{OUT}} = V_{\text{IN}} \cdot K
\]  
(1)

K represents the “turns ratio” of the SAC.

Rearranging Equation 1:

\[
K = \frac{V_{\text{OUT}}}{V_{\text{IN}}}
\]  
(2)

In the presence of load, \(V_{\text{OUT}}\) is represented by:

\[
V_{\text{OUT}} = V_{\text{IN}} \cdot K - I_{\text{OUT}} \cdot R_{\text{OUT}}
\]  
(3)

and \(I_{\text{OUT}}\) is represented by:

\[
I_{\text{OUT}} = \frac{I_{\text{IN}} - I_{\text{Q}}}{K}
\]  
(4)

\(R_{\text{OUT}}\) represents the impedance of the SAC, and is a function of the \(R_{\text{DSON}}\) of the input and output MOSFETs and the winding resistance of the power transformer. \(I_{\text{Q}}\) represents the quiescent current of the SAC control and gate drive circuitry.

The use of DC voltage transformation provides additional interesting attributes. Assuming that \(R_{\text{OUT}} = 0\Omega\) and \(I_{\text{Q}} = 0A\), Equation 3 now becomes Equation 1 and is essentially load independent, resistor \(R\) is now placed in series with \(V_{\text{IN}}\) as shown in Figure 17.

\[
\text{Figure 17 — } K = 1/32 \text{ Sine Amplitude Converter™ with series input resistor}
\]

The relationship between \(V_{\text{IN}}\) and \(V_{\text{OUT}}\) becomes:

\[
V_{\text{OUT}} = (V_{\text{IN}} - I_{\text{IN}} \cdot R) \cdot K
\]  
(5)

Substituting the simplified version of Equation 4 \((I_{\text{Q}}\) is assumed = 0A) into Equation 5 yields:

\[
V_{\text{OUT}} = V_{\text{IN}} \cdot K - I_{\text{OUT}} \cdot R \cdot K^2
\]  
(6)
This is similar in form to Equation 3, where $R_{OUT}$ is used to represent the characteristic impedance of the SAC™. However, in this case a real $R$ on the input side of the SAC is effectively scaled by $K^2$ with respect to the output.

Assuming that $R = 1\Omega$, the effective $R$ as seen from the secondary side is $0.98m\Omega$, with $K = 1/32$ as shown in Figure 17.

A similar exercise should be performed with the addition of a capacitor or shunt impedance at the input to the SAC. A switch in series with $V_{IN}$ is added to the circuit. This is depicted in Figure 18.

![Figure 18 — Sine Amplitude Converter™ with input capacitor](image)

A change in $V_{IN}$ with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{IN}}{dt} \quad (7)$$

Assume that with the capacitor charged to $V_{IN}$, the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_C = I_{OUT} \cdot K \quad (8)$$

Substituting Equations 1 and 8 into Equation 7 reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt} \quad (9)$$

The equation in terms of the output has yielded a $K^2$ scaling factor for $C$, specified in the denominator of the equation. A K factor less than unity results in an effectively larger capacitance on the output when expressed in terms of the input. With a $K = 1/32$ as shown in Figure 18, $C = 1\mu F$ would appear as $C = 1024\mu F$ when viewed from the output.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point-of-load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low-loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the VTM module are:

- No load power dissipation ($P_{NL}$): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss ($R_{OUT}$): refers to the power loss across the VTM modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{NL} + P_{ROUT} \quad (10)$$

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{ROUT} \quad (11)$$

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{ROUT}}{P_{IN}} \quad (12)$$

$$= \frac{V_{IN} \cdot I_{IN} - P_{NL} - (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}}$$

$$= 1 - \left( \frac{P_{NL} + (I_{OUT})^2 \cdot R_{OUT}}{V_{IN} \cdot I_{IN}} \right)$$
Input and Output Filter Design

A major advantage of a SAC system versus a conventional PWM converter is that the former does not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving high power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

- **Guarantee low source impedance:**
  
  To take full advantage of the VTM module dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5MHz. Input capacitance may be added to improve transient performance or compensate for high source impedance.

- **Further reduce input and/or output voltage ripple without sacrificing dynamic response:**
  
  Given the wide bandwidth of the VTM module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the VTM module multiplied by its K factor.

- **Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures:**
  
  The VI Chip® module input/output voltage ranges must not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

Capacitive Filtering Considerations for a Sine Amplitude Converter™

It is important to consider the impact of adding input and output capacitance to a Sine Amplitude Converter on the system as a whole. Both the capacitance value and the effective impedance of the capacitor must be considered.

A Sine Amplitude Converter has a DC $R_{OUT}$ value which has already been discussed on Page 12. The AC $R_{OUT}$ of the SAC contains several terms:

- Resonant tank impedance
- Input lead inductance and internal capacitance
- Output lead inductance and internal capacitance

The values of these terms are shown in the behavioral model on Page 12. It is important to note on which side of the transformer these impedances appear and how they reflect across the transformer given the K factor.

The overall AC impedance varies from model to model. For most models it is dominated by DC $R_{OUT}$ value from DC to beyond 500kHz. The behavioral model on Page 12 should be used to approximate the AC impedance of the specific model.

Any capacitors placed at the output of the VTM module reflect back to the input of the module by the square of the K factor (Equation 9) with the impedance of the module appearing in series. It is very important to keep this in mind when using a PRM™ regulator to power the VTM module. Most PRM modules have a limit on the maximum amount of capacitance that can be applied to the output. This capacitance includes both the PRM output capacitance and the VTM module output capacitance reflected back to the input. In PRM module remote-sense applications, it is important to consider the reflected value of VTM module output capacitance when designing and compensating the PRM module control loop.

Capacitance placed at the input of the VTM module appear to the load reflected by the K factor with the impedance of the VTM module in series. In step-down ratios, the effective capacitance is increased by the K factor. The effective ESR of the capacitor is decreased by the square of the K factor, but the impedance of the module appears in series. Still, in most step-down VTM modules an electrolytic capacitor placed at the input of the module will have a lower effective impedance compared to an electrolytic capacitor placed at the output. This is important to consider when placing capacitors at the output of the module. Even though the capacitor may be placed at the output, the majority of the AC current will be sourced from the lower impedance, which in most cases will be the module. This should be studied carefully in any system design using a module. In most cases, it should be clear that electrolytic output capacitors are not necessary to design a stable, well-bypassed system.
Current Sharing

The SAC™ topology bases its performance on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with some resistive drop and positive temperature coefficient.

This type of characteristic is close to the impedance characteristic of a DC power distribution system, both in behavior (AC dynamic) and absolute value (DC dynamic).

When connected in an array with the same K factor, the VTM module will inherently share the load current (typically 5%) with parallel units according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide the PCB layout as symmetric as possible.
- Apply same input / output filters (if present) to each unit.

For further details see:
AN:016 Using BCM® Bus Converters in High Power Arrays.

Reverse Operation

The VTM48EF480T006A00 is capable of reverse operation. If a voltage is present at the output which satisfies the condition $V_{OUT} > V_{IN} \cdot K$ at the time the VC voltage is applied, or after the unit has started, then energy will be transferred from secondary to primary. The input-to-output ratio will be maintained. The VTM48EF480T006A00 will continue to operate in reverse as long as the input and output are within the specified limits. The VTM48EF480T006A00 has not been qualified for continuous operation (>10ms) in the reverse direction.

Fuse Selection

In order to provide flexibility in configuring power systems VI Chip® products are not internally fused. Input line fusing of VI Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of VTM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting $I^2t$
NOTES:
1. RoHS COMPLIANT PER CST-0001 LATEST REVISION.
2. DIMENSIONS ARE  UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
   - X / [XX] = +/-0.25 / [0.1]; XX / [XXX] = +/-0.13 / [0.05]  
3. PRODUCT MARKING ON TOP SURFACE

DXF and PDF files are available on vicorpower.com

J-Lead Package Recommended Land Pattern

NOTES:
1. RoHS COMPLIANT PER CST-0001 LATEST REVISION.
2. DIMENSIONS ARE  UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
   - X / [XX] = +/-0.25 / [0.1]; XX / [XXX] = +/-0.13 / [0.05]  
3. PRODUCT MARKING ON TOP SURFACE

DXF and PDF files are available on vicorpower.com
Through-Hole Package Mechanical Drawing

NOTES:
1. RoHS COMPLIANT PER CST-0001 LATEST REVISION.
2. DIMENSIONS ARE [INCH]. UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
   3. X / [XX] = +/-0.25 / [0.01]; XX / [XXX] = +/-0.13 / [0.005]
4. PRODUCT MARKING ON TOP SURFACE

DXF and PDF files are available on vicorpower.com

Through-Hole Package Recommended Land Pattern

RECOMMENDED LAND PATTERN
(COMponent SIDE ShOWN)

1. RoHS COMPLIANT PER CST-0001 LATEST REVISION.
2. DIMENSIONS ARE [INCH]. UNLESS OTHERWISE SPECIFIED, TOLERANCES ARE:
   3. X / [XX] = +/-0.25 / [0.01]; XX / [XXX] = +/-0.13 / [0.005]
4. PRODUCT MARKING ON TOP SURFACE

DXF and PDF files are available on vicorpower.com
**Notes:**

1. Maintain 3.50 [0.138] Dia. keep-out zone free of copper, all PCB layers.
2. (A) Minimum recommended pitch is 39.50 (1.555). This provides 7.00 [0.275] component edge-to-edge spacing, and 0.50 [0.020] clearance between Vicor heat sinks.
(B) Minimum recommended pitch is 41.00 [1.614]. This provides 8.50 [0.334] component edge-to-edge spacing, and 2.00 [0.079] clearance between Vicor heat sinks.
3. VI Chip module land pattern shown for reference only; actual land pattern may differ. Dimensions from edges of land pattern to push-pin holes will be the same for all full-size VI Chip products.
4. RoHS compliant per CST–0001 latest revision.
5. Unless otherwise specified:
   - Dimensions are mm [inches]
   - Tolerances are:
     - x.x (x.xx) = ±0.3 [0.01]
     - x.xx (x.xxx) = ±0.13 [0.005]
6. Plated through holes for grounding clips (33855) shown for reference, heat sink orientation and device pitch will dictate final grounding solution.

**VTM Module Pin Configuration**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>+IN</td>
<td>A1-E1, A2-E2</td>
</tr>
<tr>
<td>–IN</td>
<td>L1-T1, L2-T2</td>
</tr>
<tr>
<td>TM</td>
<td>H1, H2</td>
</tr>
<tr>
<td>VC</td>
<td>J1, J2</td>
</tr>
<tr>
<td>PC</td>
<td>K1, K2</td>
</tr>
<tr>
<td>+OUT</td>
<td>A3-D3, A4-D4, J3-M3, J4-M4</td>
</tr>
<tr>
<td>–OUT</td>
<td>E3-H3, E4-H4, N3-T3, N4-T4</td>
</tr>
</tbody>
</table>
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
<th>Page Number(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.8</td>
<td>01/05/21</td>
<td>Provided additional information to soldering guidelines</td>
<td>10</td>
</tr>
</tbody>
</table>
Vicor’s comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor’s product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.


Vicor’s Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor’s Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor’s webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

Life Support Policy

VICOR’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor’s Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,145,786; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

Contact Us: http://www.vicorpower.com/contact-us

Vicor Corporation
25 Frontage Road
Andover, MA, USA 01810
Tel: 800-735-6200
Fax: 978-475-6715
www.vicorpower.com

email
Customer Service: custserv@vicorpower.com
Technical Support: apps@vicorpower.com

©2019 – 2021 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation. All other trademarks, product names, logos and brands are property of their respective owners.